

ECE353: Introduction to Microprocessor Systems

I2C

Contents [hide]


- 1 Overview
- 2 Pin Construction
- 3 Signal Descriptions
- 4 Data Format
 - 4.1 Start Condition
 - 4.2 Stop Condition
 - 4.3 I2C Device Addresses
 - 4.4 7-bit Vs. 8-bit Addresses
- 5 TM4C123 GPIO Configuration
- 6 TM4C123 I2C Peripheral Configuration
- 7 TM4C123 I2C Write Byte
- 8 TM4C123 I2C Read Byte
- 9 TM4C123 I2C Functions

Overview

The Inter-Integrated Circuit, or I2C, bus is an interface found on most microprocessors and is heavily used in embedded systems design. The I2C bus is used to communicate with peripheral devices in much the same way as the SPI and UART interfaces.

The key feature that differentiates I2C from UART and SPI is that the I2C bus can support multiple master and slave devices on the same bus. The ability to support multiple devices on a single bus allows us to reduce the number of external pins on a microprocessor, reducing the cost and size of the device.


Figure 16-2. I²C Bus Configuration



Source: [TM4C123GH6PM Data Sheet, section 16.3](#)

Pin Construction

The I2C bus consists of two signals: the data (SDA) and clock (SCL) lines. These pins are configured as open-drain (or **open-collector**) pins. An open-drain pin is constructed using a single transistor that connects the output pin to ground when the transistor is turned on. When the transistor is turned off, the output pin is left unconnected and a pull-up resistor pulls the line up to VCC (logic 1).



An open-drain pin makes it a good choice for a bidirectional data bus where multiple devices may initiate a data transfer. If one device attempts to place logic 1 on the line while another device attempts to drive logic 0, the pull-up resistor acts to limit the current and prevents a short circuit.

Standard (totem pole) GPIO pins would not prevent a short circuit. Standard GPIO pins actively drive logic 1 and 0 on a signal without the use of a pull-up resistor. If two different devices were to drive opposite logic values on the signal, this would result in a short circuit that could damage both devices. This is the reason that standard GPIO pins are not used for bi-directional data transmissions.

I2C bus topologies can be very complex. A single I2C bus can have multiple slaves and multiple masters. We will only deal with most basic bus topology: a single master and multiple slave devices.

Signal Descriptions

“The I2C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on TM4C123GH6PM microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.”

Every transaction on the I2C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer is unrestricted, but each data byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL”

Source: [TM4C123GH6PM Data Sheet, section 16.3.1](#)

SDA is allowed to change only when SCL is low. When SCL is high, the SDA must not change.


Data Format

Data transmitted over the I2C interface uses many of the same concepts used in SPI and UART interfaces. Data is transmitted most significant bit first. Data sent over I2C is framed by start and stop conditions. Data can be read and written from an external device by specifying the internal addresses of registers in the peripheral device.

A key difference with the I2C interface is that each byte of data has to be acknowledged, or ACKed, by the receiving device in order for the data transaction to complete. The ACK is necessary when many devices are present on the same I2C bus. The ACK indicates to the transmitter that it is successfully communicating with another device and can maintain ownership of the bus until the data transaction completes.

Start Condition

Both the SDA and SCL lines are pulled high when there is no activity on the bus. In order to signal the beginning of a data transaction, the device initiating the data transfer will pull the SDA line low while the SCL is still high.



Acknowledgements


All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer.

If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.


Source: [TM4C123GH6PM Data Sheet, section 16.3.1.4](#)

The image below shows an ACK. An ACK is generated when the data line is released on the 9th clock cycle by the transmitter. An ACK occurs if the receiver pulls SDA low before the next positive edge of SCL. If the SDA is not pulled low by the next clock cycle, the data transmission is aborted.



Stop Condition


The master indicates that a transaction will end by generating a stop condition. A stop condition occurs when SCL is high and SDA makes a low to high transition.



I2C Device Addresses


Because the I2C bus is not a point-to-point connection, there needs to be a mechanism to differentiate which pair of devices are currently transmitting data. To solve this problem, each device is assigned an address on the I2C bus. When the master device wants to send/receive data from a specific device, the first byte transmitted is the address of the slave device being accessed.

The address of the slave device consists of a device ID found in the data sheet of the device. In addition to the device ID, many devices have one or more hardware address pins that allow you to support multiple of the same slave device on the same I2C bus. Each hardware address pin will be set to an address using pull-up/down resistors to set a unique address for each device.



We will use the schematic snippet above to determine the I2C address of the MCP23017 IO expander. Chapter 5 of the MCP23017 data sheet gives us the following information about how to determine the address.

FIGURE 1-4: I²C™ ADDRESSING REGISTERS



Source: MCP23017

Using this figure, we see that the upper 4 bits of the address are 0100₂. Bits 3-1 are set using the values supplied on the hardware address pins. Using the schematic, these bits will be set to 000₂. Bit 0 always indicates if the device is being read or written. In order to write to the MCP23017 above, the master would start a transaction with a byte equal to 0x40. In order to read from the MCP23017

above, the master device would transmit 0×41 . When multiple devices are placed on the I2C bus, the hardware designer must ensure that two devices do not have conflicting addresses.

7-bit Vs. 8-bit Addresses

One common mistake that embedded software developers encounter when using I2C is specifying an incorrect address for a device on the I2C bus. The confusion arises because some data sheets list a 7-bit address and others list an 8-bit address. So what is the difference between the two?

An 8-bit address includes the read/write bit. Using the 8th bit to specifying an address results in one logical address for writing to the device and a different address to read from the device. The addresses shown above for the MCP23017 above are 8-bit address.

A 7-bit address omits the read/write bit. When specifying the 7-bit address, we only use bits 7-1 of the 8-bit address. If we use bits 7-1 from the example above, the 7-bit address becomes 0×20 . It is understood that the 7-bit address is shifted left by 1 position and the read/write bit is set appropriately.

In the end, both representations of the I2C address will result in the same I2C address being placed on SDA.

TM4C123 GPIO Configuration

```

1  gpio_enable_port(I2C_GPIO_BASE);
2
3  // Configure SCL
4  gpio_config_digital_enable(I2C_GPIO_BASE, I2C_SCL_PIN);
5  gpio_config_alternate_function(I2C_GPIO_BASE, I2C_SCL_PIN);
6  gpio_config_port_control(I2C_GPIO_BASE, I2C_SCL_PIN_PCTL);
7
8  // Configure SDA
9  gpio_config_digital_enable(I2C_GPIO_BASE, I2C_SDA_PIN);
10 gpio_config_open_drain(I2C_GPIO_BASE, I2C_SDA_PIN);
11 gpio_config_alternate_function(I2C_GPIO_BASE, I2C_SDA_PIN);
12 gpio_config_port_control(I2C_GPIO_BASE, I2C_SDA_PIN_PCTL);

```

TM4C123 I2C Peripheral Configuration

```

1  //*****
2  //
3  //*****
4  bool initializeI2CMaster(uint32_t base_addr)
5  {
6
7      myI2C = (I2C0_Type *) base_addr;
8
9      // Validate that a correct base address has been passed
10     // Turn on the Clock Gating Register
11     switch (base_addr)
12     {
13         case I2C0_BASE :
14             SYSCTL->RCGCI2C |= SYSCTL_RCGCI2C_R0;

```

```

15     while ((SYSCTL->PRI2C & SYSCTL_PRI2C_R0) == 0);    /* wait until
16     break;
17     case I2C1_BASE :
18     SYSCTL->RCGCI2C |= SYSCTL_RCGCI2C_R1;
19     while ((SYSCTL->PRI2C & SYSCTL_PRI2C_R1) == 0);    /* wait until
20     break;
21     case I2C2_BASE :
22     SYSCTL->RCGCI2C |= SYSCTL_RCGCI2C_R2;
23     while ((SYSCTL->PRI2C & SYSCTL_PRI2C_R2) == 0);    /* wait until
24     break;
25     case I2C3_BASE :
26     SYSCTL->RCGCI2C |= SYSCTL_RCGCI2C_R3;
27     while ((SYSCTL->PRI2C & SYSCTL_PRI2C_R3) == 0);    /* wait until
28     break;
29     default:
30     return false;
31 }
32
33 // Enable the I2C port as master
34 myI2C->MCR = I2C_MCR_MFE;
35
36 // Set the clock speed to be 100Kpbs assuming a 50MHz clock
37 // TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
38 // TPR = (50MHz/(2*(6+4)*100000))-1
39 myI2C->MTPR = 0x18;
40
41 return true;
42 }

```

TM4C123 I2C Write Byte

The following snippet of code writes 1 byte of data to the IODIRA and IODIRB registers in the MCP23017. In addition to the control byte (I2C Address + write), we need to transfer two bytes of data. The first is the address we are writing to and the second is the value we wish to write.

The START condition is initiated with a MCS_START flag and the STOP condition is initiated with a I2C_MCS_STOP flag.

```

1     i2cSetSlaveAddr(I2C_BASE, 0x20, I2C_WRITE);
2
3     // Send the IODIRA Address
4     i2cSendByte( I2C_BASE, 0x00, I2C_MCS_START | I2C_MCS_RUN);
5
6     // Set PortA to be outputs
7     i2cSendByte( I2C_BASE, 0x00, I2C_MCS_RUN | I2C_MCS_STOP);
8
9     // Send the IODIRB Address
10    i2cSendByte( I2C_BASE, 0x01, I2C_MCS_START | I2C_MCS_RUN);
11
12    // Set PortB to be outputs
13    i2cSendByte( I2C_BASE, 0x00, I2C_MCS_RUN | I2C_MCS_STOP);

```

TM4C123 I2C Read Byte

The following code would read one byte of data from the IODIRA register of the MCP23017. When reading data, we need to first write the address of the register that we intend to read. After that byte of data has been transmitted, we need to issue a restart condition.

The restart condition is initiated with the same I2C Address, but sets the read bit to a 1. Once the restart operation has been sent, a single byte of data will be read.

```

1  i2c_status_t status;
2
3  // Set I2C address
4  i2cSetSlaveAddr(I2C_BASE, 0x20, I2C_WRITE);
5
6  // Send the IODIRA Address
7  i2cSendByte( I2C_BASE, 0x00, I2C_MCS_START | I2C_MCS_RUN);
8
9  // Set I2C address,
10 i2cSetSlaveAddr(I2C_BASE, 0x20, I2C_READ);
11
12 // Issue Re-Start, Read IODIR Register
13 status = i2cGetByte(
14             I2C_BASE,
15             data,
16             I2C_MCS_START | I2C_MCS_RUN | I2C_MCS_STOP
17         );

```

TM4C123 I2C Functions

```

1  //*****
2  //*****
3  i2c_status_t i2cSetSlaveAddr(
4      uint32_t baseAddr,
5      uint8_t slaveAddr,
6      i2c_read_write_t readWrite
7  )
8  {
9      I2C0_Type *myI2C;
10     if( i2cVerifyBaseAddr(baseAddr) == false)
11     {
12         return I2C_INVALID_BASE;
13     }
14
15     myI2C = (I2C0_Type *) baseAddr;
16
17     // Set the slave address to transmit data
18     myI2C->MSA = (slaveAddr << 1) | readWrite;
19
20     return I2C_OK;
21 }
22
23 //*****
24 //*****
25 i2c_status_t i2cStop(
26     uint32_t baseAddr
27 )
28 {
29     I2C0_Type *myI2C;
30     if( i2cVerifyBaseAddr(baseAddr) == false)
31     {
32         return I2C_INVALID_BASE;
33     }
34
35     myI2C = (I2C0_Type *) baseAddr;
36
37     // Stop the interface
38     myI2C->MCS = I2C_MCS_STOP;
39
40     return I2C_OK;
41 }
42
43 //*****
44 //*****
45 bool

```



```

46 I2CMasterBusy(uint32_t i2c_base)
47 {
48     I2C0_Type *myI2C;
49
50     if( i2cVerifyBaseAddr(i2c_base) == false)
51     {
52         return false;
53     }
54
55     myI2C = (I2C0_Type *) i2c_base;
56
57     if(myI2C->MCS & I2C_MCS_BUSY)
58     {
59         return(true);
60     }
61     else
62     {
63         return(false);
64     }
65 }
66
67 //*****
68 //*****
69 bool
70 I2CMasterAdrAck(uint32_t i2c_base)
71 {
72     I2C0_Type *myI2C;
73     uint32_t status;
74     if( i2cVerifyBaseAddr(i2c_base) == false)
75     {
76         return false;
77     }
78
79     myI2C = (I2C0_Type *) i2c_base;
80
81     status = myI2C->MCS;
82     if((status & I2C_MCS_ADRACK)!= 0)
83     {
84         return(false);
85     }
86     else
87     {
88         return(true);
89     }
90 }
91
92 //*****
93 //*****
94 bool
95 I2CMasterDatAck(uint32_t i2c_base)
96 {
97     I2C0_Type *myI2C;
98     uint32_t status;
99     if( i2cVerifyBaseAddr(i2c_base) == false)
100    {
101        return false;
102    }
103
104    myI2C = (I2C0_Type *) i2c_base;
105
106    status = myI2C->MCS;
107    if((status & I2C_MCS_DATAACK)!= 0)
108    {
109        return(false);
110    }
111    else
112    {
113        return(true);
114    }

```

```

115 }
116
117 //*****
118 //*****
119 i2c_status_t i2cSendByte(
120     uint32_t baseAddr,
121     uint8_t data,
122     uint8_t masterControlSettings
123 )
124 {
125     I2C0_Type *myI2C;
126
127     if( i2cVerifyBaseAddr(baseAddr) == false)
128     {
129         return I2C_INVALID_BASE;
130     }
131     myI2C = (I2C0_Type *) baseAddr;
132
133     // Write the upper address to the data register
134     myI2C->MDR = data;
135
136     // Start the transaction
137     myI2C->MCS = masterControlSettings;
138
139     // Wait for the device to be free
140     while ( I2CMasterBusy(baseAddr)) {};
141
142     // Check for error conditions
143     if ( myI2C->MCS & (I2C_MCS_ERROR | I2C_MCS_ARBLST) )
144     {
145         return I2C_ARBLST;
146     }
147     else if ( myI2C->MCS & I2C_MCS_ERROR )
148     {
149         myI2C->MCS = I2C_MCS_STOP;
150         return I2C_BUS_ERROR;
151     }
152     else if ( myI2C->MCS & I2C_MCS_DATAACK )
153     {
154         return I2C_NO_ACK;
155     }
156     else
157     {
158         return I2C_OK;
159     }
160 }
161
162 //*****
163 //*****
164 i2c_status_t i2cGetByte(
165     uint32_t baseAddr,
166     uint8_t *data,
167     uint8_t masterControlSettings
168 )
169 {
170     I2C0_Type *myI2C;
171
172     if( i2cVerifyBaseAddr(baseAddr) == false)
173     {
174         return I2C_INVALID_BASE;
175     }
176
177     myI2C = (I2C0_Type *) baseAddr;
178
179     // Start the transaction
180     myI2C->MCS = masterControlSettings;
181
182     // Wait for the device to be free
183     while ( I2CMasterBusy(baseAddr)) {};

```

```
184
185 // Check for error conditions
186 if ( myI2C->MCS & I2C_MCS_ERROR )
187 {
188     myI2C->MCS = I2C_MCS_STOP;
189     return I2C_BUS_ERROR;
190 }
191 else
192 {
193     *data = myI2C->MDR;
194     return I2C_OK;
195 }
196 }
```